FIG.1 ONO layer 18 Gate 17 16 20 13 (Drain) (Source) n-well 12 11 p-sub 777 23 Source Line (SL) 21 Main Bit Line (MBL) FIG.2 24 Select Gate (SG) 25 Sub Bit Line (SBL) 8 22 Word Line (WL)

|             |           | Program | Prg-verify | Erase(tn) | Erase(hh) | Read  |
|-------------|-----------|---------|------------|-----------|-----------|-------|
| selected    | Main-BL   | GND     | VCC        | VCC       | VCC       | GND   |
|             | SG        | -2.2V   | -2.2V      | VCC       | VCC       | -2.2V |
|             | Sub-BL    | GND     | VCC        | open      | open      | GND   |
|             | WL        | 10V     | -5V        | -13V      | -13V      | -2.2V |
|             | Source    | VCC     | GND        | VCC       | -4V       | VCC   |
|             | Cell-well | 4V      | 4V         | VCC       | -1V       | VCC   |
|             | SG-well   | VCC     | VCC        | VCC       | VCC       | VCC   |
| Un-selected | Main-BL   | VCC     | VCC        | VCC       | VCC       | VCC   |
|             | SG        | VCC     | VCC        | VCC       | VCC       | VCC   |
|             | Sub-BL    | open    | open       | open      | open      | open  |
|             | WL        | VCC     | VCC        | VCC       | VCC       | VCC   |
|             | Source    | VCC     | VCC        | VCC       | VCC       | VCC   |
|             | Cell-well | VCC     | VCC        | VCC       | VCC       | VCC   |
|             | SG-well   | VCC     | VCC        | VCC       | VCC       | VCC   |
| sub         |           | GND     | GND        | GND       | GND       | GND   |




FIG.4

## **PROGRAM**





FIG.5






FIG.6




FIG.7

## PROGRAM Verify READ




FIG.8




FIG.9




FIG.10




FIG.11

## 

FIG.12




FIG.13




FIG.14




FIG.15




FIG.16




FIG.17